广告

原创 关于布线延迟的论文(待翻译)

2008-9-29 08:35 2279 0 分类: 工程师职场


Serpentine Delays



(Originally published in EDN Magazine, February
5, 2001)
 







If you are using some form of delay line to match clock delays at all points of
usage within a pc board, here's a short list of the items you need to match:

  • trace length,
  • trace configuration (microstrip or stripline, to match the delay per inch),
  • trace width and impedance (to match high-frequency losses),
  • dielectric constant (variations affect delay),
  • trace loading (more capacitance slows the rising edge),
  • clock-receiver thresholds (higher thresholds switch later),
  • terminations, and
  • serpentine layout.



A tight design process calls out explicit tolerances on all of the above items.
Simulations usually show the slowest results with the longest trace on the slowest
layer with the narrowest line (most skin effect), the greatest dielectric constant,
the greatest capacitive load, the highest receiver threshold (for a rising-edge clock),
and the termination with the least overshoot. Conversely, the fastest results appear
with the shortest trace on the fastest layer, with the widest line, the lowest dielectric
constant, the least capacitive load, the lowest receiver threshold, and the most overshoot.
The difference between the slowest and fastest results for your system is the
clock distribution skew.




When selecting a serpentine layout for your system, you should avoid long, coupled
switchbacks. The term "switchback" refers to the commonly used U-turn format, in which a
trace goes out and then comes back parallel to the outbound path. If the outbound and
returning traces pass too close to each other, crosstalk coupling between the two traces
may distort the output.




For example, a 50W microstrip layout with 8-mil traces
and 8-mil spaces set 5 mils above a solid reference plane produces NEXT (near-end crosstalk)
of approximately 6%. If the round-trip delay of each switchback is comparable with or greater
than the signal rise time, each switchback translates the NEXT into a 6% distortion of the
received signal. Any simulator capable of computing coupled transmission lines can show you
this effect.




If, on the other hand, your switchback delay is much less than the signal rise time, the
NEXT distortion blends into the overall shape of the rising edge in a special way. The
NEXT distortion for short switchbacks doesn't affect the shape of the rising edge, but it
advances the time of arrival. That is, short, coupled switchbacks produce smaller delays
than the total trace length would indicate. Long, coupled switchbacks distort the signals.










Serpentine Layout affects signal quality and delay.


(Courtesy of EDN)




The reduction in delay for a short, coupled switchback can be as much as twice the
NEXT coefficient. When you place multiple switchbacks together in a serpentine configuration,
the net reduction in delay can be as great as four times the NEXT coefficient.




The boundary between short and long coupled switchbacks is fuzzy. When the round-trip delay
of a heavily coupled switchback far exceeds one-third of the rise time, you get seriously
distorted signals; when it's much less than one-third, you get advanced timing. A 1-nsec rise
time, used on an FR-4 dielectric, thus limits the maximum useful coupled-switchback length to
about 1 in. (2 in. round trip). A 100-psec rise time limits the maximum coupled-switchback length
to about 0.1 in.




Figure 1 illustrates some of the trade-offs in serpentine design. Assume that
Figure 1a produces a standard amount of delay. To save space, try squashing the traces closer
together (Figure 1b). If the reduction in delay due to NEXT coupling requires the use of
more sections (as shown), the layout in Figure 1b may not actually save space at all.
Rearranging the serpentine to make it shorter and fatter (Figure 1c) may distort the
received signal if the delay of each section becomes too great (and if the structure is
significantly coupled). The layout in Figure 1d stretches
the serpentine to eliminate the coupling issue. The stretched layout neither suffers from
delay reduction or distortion nor wipes out big blocks of space for vias on other layers.

广告

文章评论 0条评论)

登录后参与讨论
相关推荐阅读
diablo77521_574237640 2010-07-03 12:12
关于伺服控制板模块检查及其他
1.粗略检查SPM的好坏IGBT的C/E脚有二极管保护,万用表打在二极管档位,检查压降是否为0.5V左右。2.再不上主电路时,为不使编码器报警,可以从开关电源取5V,经过2K左右电阻接电压采样点...
diablo77521_574237640 2010-06-30 22:39
关于200W修理和老化测试心得
1.EMC实验室的电流百分比和制动百分比:300V直流电可以直接利用,每个相电压平均有效值/电机额定值=85% ;Fb-00置3000转,Fb-05置0.1s ,若能在MOTOR displays中r...
diablo77521_574237640 2010-06-22 21:41
关于伺服系统调试卡一些心得
1.今天管老师看了下我的PCBA,感觉像蜘蛛网。确实,前两年没有多少机会锻炼画板子,拿杨工的板子对比下看看,对美观太矫情了,导致线路比较混乱,飞线和通孔到处都是。2."N”和"L"铺地靠得太近了,3m...
diablo77521_574237640 2010-06-13 19:14
关于FCT测试卡的一些积累
1.假负载,开关电源有解释说,存储的能量不能迅速地转换到次级(参看电源原理),从而在开关变压器初级的电流会越来越大(电感流过电流存储磁能过渡过程中的电流原理),就引起在电流大到一定值时,在开关管截止的...
diablo77521_574237640 2010-04-20 21:22
4月20日-关于熟悉2楼产线的10个产品的心得和想法
今天基本把手上的7个产品的组装流程都熟知了一下,感觉没有王总说的进度那么紧张,有些案子的电路还是相通的,不是很复杂。我想关键是下个月的程序报告吧。1.有几个案子的电路以前的原理图,还是有些许需要讨论的...
diablo77521_574237640 2010-04-19 22:00
细心的工作态度和揣测领导的风格
报警器的焊接有几处比较马虎的地方,一眼就被看出来了。1.不能只做到100%,必须做到150%让领导满意,态度严谨些才能出人头地。2.有错误就承认,不要含混过去,这样会更令人讨厌。领导突然有多加了几个案...
我要评论
0
0
广告